The implementation of large-valued floating resistive elements using MOS transistors in subthreshold region is addressed. The application of these elements to bias wideband AC coupled amplifiers is discussed. Simple schemes to generate the gate control voltages for the MOS transistors implementing large resistors so that they remain in high resistive state with large signal variations are discussed. Experimental results of a test chip prototype in 0.5-µm CMOS technology are presented that verify the proposed technique.
Introduction
CMOS inverters can be used as compact high-gain amplifiers and comparators in many applications like in flash A-to-D converters and as output stages of class AB operational amplifiers. This is commonly done using dynamic biasing techniques where MOS switches periodically connect the input and output terminals of the CMOS inverter to develop a biasing voltage V bias during the sampling (connection) phase. The voltage V bias biases the inverter in its linear (high gain) region and it is stored in the input parasitic capacitance C in during the evaluation (disconnection) phase where the CMOS inverter is used as a high-gain amplifier. Some of the problems associated to dynamic biasing include: clock injection, clock feed through, change of V bias due to switch leakage and most importantly, severe limitation of the effective amplifier's bandwidth [1] . This is due to the fact that the maximum frequency of the input signal is typically limited to a factor 20 to 50 below the clock frequency f clk . The maximum frequency f clk is determined (among other factors) by the inverter's settling time. In this Letter we describe a simple method to bias the inverter and other amplifier structures in continuous-time in order to overcome limitations associated to switching in dynamic biasing schemes. This method is based on very large valued floating resistive elements implemented with MOS transistors operating in subthreshold region.
AC coupled wideband CMOS amplifiers
Large-valued floating resistive elements are denoted R large in what follows. They allow continuous-time operation of CMOS inverters as wideband high gain AC coupled amplifiers. Two CMOS inverter biasing schemes using largevalued floating resistors R large are shown in Figs. 1 a and 1 b. In Fig. 1 a R large is connected between the input and output terminals of the CMOS inverter formed by transistors M1-M2. In Fig. 1 b a biasing voltage V bias is generated using a reference inverter with diode-connected transistors M1B, M2B that have the same dimension as M1, M2. In this case the biasing voltage V bias is transferred to the amplifier's input terminal X through R large . In both cases the input signal is coupled capacitively through capacitor C. Biasing resistors require to have very large values due to the following reasons: a) The input . This is required in order to set the lower 3 dB frequency of the amplifier as low as possible (e.g. f 3dBLOW < 100 Hz). Due to the relatively low sheet resistances of layers available integrated resistors R large with such large values would have very large area and parasitic capacitances that would limit seriously the bandwidth of the amplifier.
Implementation of large-valued floating resistive elements
Efficient implementation of large-valued resistors with one of their terminals connected to a power rail using reverse-biased PN junctions has been reported (for example in the quasi-floating gate technique presented in [2] ). Floating PN junctions available within a transistor's well have been also proposed for this purpose [3] . This is illustrated in Fig. 1 e that implements R large with the reverse-biased drain-well junction of a PMOS transistor in cutoff with V C = V DD . The main problem is that these junctions have relatively limited swing (V swing < 0.3 V), this in order to prevent them from becoming forward biased and reducing their resistance. Another problem is that there are other reverse biased junctions like the nwell to p-substrate junction (R leak in Fig. 1 e) . This junction is connected to a power rail (V SS in Fig. 1 e) and its resistance R leak forms a voltage divider with the floating junction implementing R large . This divider leads to errors and drift in the input DC operating point of the amplifier which causes the voltage at node X to differ from the value V bias . Another problem is that if the junction implementing R large becomes forward biased a PNP substrate bipolar transistor is activated. Ultraviolet (UV) activated conductances [4, 5] in conjunction with floating-gate transistors can also be used to implement large-valued floating resistive elements. These elements can be implemented with MOS transistors in cutoff. During the programming phase they are activated into (very slight) conduction from gate to source/drain using UV light exposure and with the circuit powered on. This generates amplifier biasing voltages that remain stored at the input of a CMOS inverter (or other amplifier structure) with floating gate transistors. The main disadvantage of this approach is that the biasing voltages are fixed and can not adjust to subsequent temperature or supply voltage variations. During normal operation these variations can bring the amplifier to leave the linear region. Large-valued floating resistors implemented using MOS transistors in subthreshold region have been used in diffusive networks [6] and in wideband AC coupled amplifiers with op-amps [7, 8] similar to the circuits shown in Fig. 3 
c and 3 d (to be discussed later). In [7]
, R large was implemented using the series combination of two PMOS diodeconnected transistors which under quiescent conditions (with V out = V in ) operate in subthreshold region. Both implementations are characterized by relatively limited swing since large voltage variations (V swing > 2V TH in [7] and V swing > V TH in [6, 8] ) drive transistors into saturated mode and/or turn on their associated reverse-biased junctions reducing dramatically their resistance.
[9] addresses the utilization of transistors in subthreshold region to clamp the input of a noninverting amplifier to ground and to implement a high pass circuit with a very low 3 dB corner frequency. Next we address two simple schemes for implementation of large-valued floating resistive elements using MOS transistors in subthreshold region:
Large swing implementation
The first proposed implementation for R large is shown in Fig. 1 c. It consists of the series combination of a minimum-size PMOS and an NMOS transistor. In this scheme the effective resistance of the series combination always remains very large in spite of large variations in the output voltage V out . This is due to the fact that variations either in the positive or negative direction tend to turn on one transistor but at the same time they turn off the other transistor, so that under dynamic conditions the effective resistance of the series combination remains very large. Under quiescent conditions with V out = V Bias the control voltages V cn and V cp keep MRN and MRP in subthreshold region with a very large effective resistance.
Limited swing implementation
In the second case a minimum-sized PMOS transistor MST is biased by means of a control voltage V C generated by a diode-connected transistors MSTB. This transistor is fed by a very small bias current I subt that keeps both MST and MSTB in weak inversion as shown in Fig. 1 d. In this case and in order to keep MST in subthreshold region the signal variations across R large must be limited to maintain the voltage across R large to values below V THP . This is not a problem in the structure of Fig. 1 b (and in other similar structures) since R large is not subject to large signal variations given that it is connected to the input node X of the amplifier where relatively small signal variations are available.
In both schemes PMOS transistors in subthreshold region are implemented with minimum-size transistors as shown in Fig. 1 e but with the gate of the MOS transistor connected to a control voltage V C (or V CP ) that bias the transistors in subthreshold rather than connecting the gate to V DD In this case R large is the subthreshold resistance of the MOS transistor which is at least on the order of GΩ but much lower than the leak resistance of both junctions.
Experimental and simulation results
Both schemes of Figs 
Conclusion
The practical implementation of very large-valued floating resistive elements with MOS transistors in subthreshold region has been discussed and demonstrated experimentally Applications for biasing CMOS inverters for their utilization as AC coupled wideband amplifiers were discussed. Other possible applications include low-voltage circuits, biasing of op-amp circuits, linear, nonlinear and auto-zeroing circuits.
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